We compare the effects of SiN and Ta 2 O 5 barrier layers in multi-level phase-change random access memory (PCRAM) cells. The effects of the SiN and Ta 2 O 5 barrier layers on the multi-level switching performance were observed through electrical and thermal analyses.
INTRODUCTION
PCRAM is a robust non-volatile memory (NVM) due to its fast read, write and erase speeds, good scalability and ability to exhibit multi-level behaviour [1] . However, research pertaining to the multi-level capabilities of PCRAM cells is lacking.
In this paper, we report further improvement of the multilevel characteristics of a PCRAM cell, and compare the effects of two different dielectrics (1.5 nm of SiN and 1.5 nm of Ta 2 O 5 ) sandwiched in between a graded Ge 2 Sb 2 Te 5 (GST) stack in a multi-level PCRAM cell. Electrical and thermal analyses were used to explain these effects. Devices with SiN barrier layer fabricated here were compared with devices having a Ta 2 O 5 barrier layer [2] . Fig, 1(a) shows the process flow of the device fabrication. 200 nm of TiW (bottom electrode) was first deposited on thermally grown SiO 2 on Si wafer. m contact hole was then defined, followed by the deposition of the graded GST stack. The graded GST stack consisted of 25 nm sputtered GST, followed by a 1.5 nm layer of SiN. A further 25 nm of nitrogendoped GST (NGST) and a 10 nm capping layer of TiW were then deposited to complete the GST stack. The NGST was formed by sputtering GST composite target in N 2 /Ar ambient. The nitrogen concentration in NGST was 3.5 atomic percent. SiO 2 dielectric and TiW (top electrode) were then deposited. Fig. 1(b) shows a schematic of the device cross-section, while Fig. 1(c) confirms the presence of the SiN dielectric layer in the graded GST stack. Fig. 2 
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RESULTS AND DISCUSSION
A. Electrical Characterisation
B. Thermal Analysis
A two-dimensional finite element analysis was performed to obtain temperature profiles of each phase change material (PCM) layer of both the Ta 2 O 5 and SiN devices. Fig. 7 shows the temperature profiles of both the multi-level devices during each pulsing condition. Fig. 7(a) shows the temperature profiles, during the 1 st Reset pulse, of the SiN and Ta 2 O 5 devices respectively. Thermal isolation is crucial, especially during the 1 st Reset pulse, to ensure the coexistence of both amorphous NGST and crystalline GST [2] . Thus, the temperature in the GST layer has to be above 145 ºC, while that of the NGST layer has to be above 620 ºC, to ensure that this intermediate resistance level (State II) exists [2] . The higher temperature profiles of the Ta 2 O 5 device suggest that a lower 1 st Reset pulse could still switch the device to State II.
The temperature profile plots in Fig. 7 (b) are obtained during the 2 nd Reset pulse of the respective devices. The higher temperature profiles of the PCM layers in the Ta 2 O 5 device is again apparent, and suggests that the device could switch to State III using a lower voltage pulse. Fig. 7(c) shows the temperature profile plots of the Set pulses applied to the respective devices. The pulsing conditions of both devices for the Set operation are similar.
From these temperature plots we can gather that the Ta 2 O 5 devices can be switched to a different state using lower voltage pulses as compared to the SiN devices; this is despite the higher thermal conductivity of SiN (0.075 W/mK) [5] compared to that of Ta 2 O 5 (0.026 W/mK) [6] . The lower thermal conductivity of Ta 2 O 5 coupled with its lower electrical resistivity, allows the Ta 2 O 5 devices to experience better thermal isolation using a lower voltage pulse. This translates to lower power consumption for Ta 2 O 5 devices using a 1.5 nm barrier layer thickness.
CONCLUSION
A comparative study was done between SiN and Ta 2 O 5 multi-level PCRAM cells using a 1.5 nm barrier layer thickness. Although multi-level devices with SiN barrier layer showed better endurance, the Ta 2 O 5 multi-level devices had better thermal isolation at lower voltage pulses, and required less power for multi-level switching than their SiN counterparts. A thinner SiN barrier layer (< 1.5 nm) could be employed in future work, to lower the pulsing voltages of multi-level PCRAM devices with SiN barrier layer; thereby, lowering power consumption of the SiN device. E x t e n d e d A b s t r a c t s o f t h e 2 0 1 1 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , N a g o y a , 2 0 1 1 , p p 1 4 6 -1 4 7 P -4 -1 0 
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